Q:

Gate minimization technique is used to simplify the logic.

A) true B) false
 

View Answer Explanation

Category: Electronics & Electrical MCQs
Sub Category: VLSI Mcqs

249