Q:

Gate minimization technique is used to simplify the logic.

A) true B) false
 
Answer & Explanation Answer: A) true

Explanation: Gate minimization technique is used to find the simplest, smallest and effective implementation of the logic.

View Answer & Explanation

Category: Electronics & Electrical MCQs
Sub Category: VLSI Mcqs

266

Comment Section

Recent Comments